Ethernet 1G-over RGMII lattice

• ethernet_mac

  1 139 3.4 VHDL

  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

i still have fresh memories of frankensteining the frame parser of https://github.com/yol/ethernet_mac into the xilinx trimac core, because i couldn't diagnose an error in the closed source IP core easily.

• liteeth

  2 191 8.9 Python

  Small footprint and configurable Ethernet core

You can get some hints from LiteEth’s vendor-free ECP5 RGMII PHY: https://github.com/enjoy-digital/liteeth/blob/master/liteeth/phy/ecp5rgmii.py

• InfluxDB

  www.influxdata.com sponsored

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

Suggest a related project