| iverilog | pyuvm | |
|---|---|---|
| 11 | 4 | |
| 2,641 | 301 | |
| - | 3.4% | |
| 9.6 | 7.2 | |
| 11 days ago | 15 days ago | |
| C++ | Python | |
| GNU General Public License v3.0 only | GNU General Public License v3.0 or later |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
iverilog
Posts with mentions or reviews of iverilog.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-04-12.
-
Which System Verilog Simulator to use if I need SVA Assertions?
Also, Icarus says that they do not support assertions in their full-generality either:
-
Trying to learn and work with FPGAs
The toolchains come with their own simulators, but there are also open source ones you can use. For Verilog you have ICARUS Verilog and Verilator. For VHDL there is GHDL.
-
Open-source SystemVerilog simulation support using cocotb
This is not, in general, true. While iverilog may support some SV features, it is far from complete and does not support some very common use cases. For example, interfaces.
-
Order of assignments in verilog
However, I find that it's always read-before-write in Icarus Verilog. Is my tool wrong? Is the book wrong? Is this situation actually ambiguous?
-
Ben's 8 Bit Computer in an FPGA
I have no intention to run it on real FPGA ever, Icarus Verilog simulator suits me well enough.
-
Building the 8-bit computer in software
As the idea was to make it more realistic, I started by making (hopefully accurate representation of) 74-series logic chips in Verilog. Then wired them into higher level modules, and merged those into complete CPU. Runs quite good in Icarus Verilog.
-
Where do I start with RISC-V/
I'd suggest starting with simulation using Icarus Verilog or Verilator. And gtkwave to display simulation output.
-
100 Languages Speedrun: Episode 28: Verilog
We'll specifically be using Icarus Verilog.
-
Transition from soc Design to Design Verification?
In the open-source world, learning UVM isn't practical. There just isn't a simulator that can run it. However, if you use something like PyUVM with CocoTB, along with verilator or Icarus as an RTL simulator you code start writing test benches around some simple verilog components.
- How much to buy these tools? I got this from openfpga website, thanks
pyuvm
Posts with mentions or reviews of pyuvm.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-07-04.
-
Designing a Low Latency 10G Ethernet Core
The use of cocotb and pyuvm for verification
-
cocotb in Python vs. UVM in SystemVerilog
Cadence has their recommendation in their "Maximizing Simulation Performance" manual as a single line. And if you're looking at Py-UVM, Ray Salemi, the main contributor, is at Siemens EDA: https://github.com/pyuvm/pyuvm/graphs/contributors
-
Acceptance of cocotb
I wrote pyuvm because I think Python has potential, especially with regards to AI/ML testbenches.
-
Transition from soc Design to Design Verification?
In the open-source world, learning UVM isn't practical. There just isn't a simulator that can run it. However, if you use something like PyUVM with CocoTB, along with verilator or Icarus as an RTL simulator you code start writing test benches around some simple verilog components.
What are some alternatives?
When comparing iverilog and pyuvm you can also consider the following projects:
logisim-evolution - Digital logic design tool and simulator
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
slang - SystemVerilog compiler and language services
veridian - A SystemVerilog Language Server
verible - Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
Digital - A digital logic designer and circuit simulator.
8-bit-CPU - Homebrew 8-bit CPU
ulx3s-toolchain - ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
EBAZ4205-Minimum-Board-Operating-Configuration - EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.
signalflip-js - verilator testbench w/ Javascript using N-API
unix-utilities - Various small Unix utilities for ~/bin
iverilog vs logisim-evolution
pyuvm vs cocotb
iverilog vs slang
iverilog vs veridian
iverilog vs verible
iverilog vs Digital
iverilog vs 8-bit-CPU
iverilog vs ulx3s-toolchain
iverilog vs cocotb
iverilog vs EBAZ4205-Minimum-Board-Operating-Configuration
iverilog vs signalflip-js
iverilog vs unix-utilities