iverilog | 8-bit-CPU | |
---|---|---|
11 | 11 | |
2,641 | 10 | |
- | - | |
9.6 | 9.0 | |
11 days ago | 5 months ago | |
C++ | Python | |
GNU General Public License v3.0 only | MIT License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
iverilog
Posts with mentions or reviews of iverilog.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-04-12.
-
Which System Verilog Simulator to use if I need SVA Assertions?
Also, Icarus says that they do not support assertions in their full-generality either:
-
Trying to learn and work with FPGAs
The toolchains come with their own simulators, but there are also open source ones you can use. For Verilog you have ICARUS Verilog and Verilator. For VHDL there is GHDL.
-
Open-source SystemVerilog simulation support using cocotb
This is not, in general, true. While iverilog may support some SV features, it is far from complete and does not support some very common use cases. For example, interfaces.
-
Order of assignments in verilog
However, I find that it's always read-before-write in Icarus Verilog. Is my tool wrong? Is the book wrong? Is this situation actually ambiguous?
-
Ben's 8 Bit Computer in an FPGA
I have no intention to run it on real FPGA ever, Icarus Verilog simulator suits me well enough.
-
Building the 8-bit computer in software
As the idea was to make it more realistic, I started by making (hopefully accurate representation of) 74-series logic chips in Verilog. Then wired them into higher level modules, and merged those into complete CPU. Runs quite good in Icarus Verilog.
-
Where do I start with RISC-V/
I'd suggest starting with simulation using Icarus Verilog or Verilator. And gtkwave to display simulation output.
-
100 Languages Speedrun: Episode 28: Verilog
We'll specifically be using Icarus Verilog.
-
Transition from soc Design to Design Verification?
In the open-source world, learning UVM isn't practical. There just isn't a simulator that can run it. However, if you use something like PyUVM with CocoTB, along with verilator or Icarus as an RTL simulator you code start writing test benches around some simple verilog components.
- How much to buy these tools? I got this from openfpga website, thanks
8-bit-CPU
Posts with mentions or reviews of 8-bit-CPU.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-02-08.
-
Adding a keypad to Ben's 8-bit computer build
I later built a version that can read/store a full byte (2 key-presses) and present it to a CPU.
-
How bad of an idea is this?
My code is available here, it has evolved since then and I actually abandoned the in-Arduino emulator later (re-wrote that part in Verilog). So it is best viewed at historical tag "emulator_1.0" in the repository.
-
Arduino EEPROM programmer for Finch Image (Video Card)
Mark your data using PROGMEM directive (see example).
-
Breadboard CPU on Arduino Nano?
My project sources are on GitHub. Theres a lot going on, and it is probably a bit over-engineered. You can start by taking a look at Arduino sketch and client library.
-
Ben's 8 Bit Computer in an FPGA
I wrote an emulator for mine, then extended it to test out different designs, before building on hardware. The approach was a bit different, as I started by implementing 74-series logic chips. Then "wired" them together into CPU modules. This way emulator becomes a testable representation of what's possible using logic chips.
-
Building the 8-bit computer in software
I wrote an emulator for my CPU in Verilog. Actually, I made it to test out various aspects before building, real hardware has not yet cached up with it.
-
My 8-bit cpu running at full speed
The source code was in Python. I was able to debug it using Arduino-based adapter and (by using some "magic") translate into machine code binary. Since then I've switched to CustomAsm for code compilation and have other means to debug (emulator and debugger tool).
-
Possible Alternative to EEPROM programmer?
If you looking for examples: here's how you create the array (code generated using xxd -i command), and here's how you use the array.
-
Fully automatic boot loader for the 8-bit CPU?
In the beginning of program (on EEPROM), there's a small piece of code that reads all 256 address locations and writes them back. In BOOT mode, this effectively copies contents from ROM into RAM.
-
If the manual says, never power Teensy from the USB and from Vin at the same time ..................................................................
Complicated? Perhaps, but do not underestimate the power of automated testing! When you can run a couple dozen tests in just few seconds, at any time, it really gives you confidence about the system. Obviously, one should spend time writing the tests, but it pays back rather quickly.
What are some alternatives?
When comparing iverilog and 8-bit-CPU you can also consider the following projects:
logisim-evolution - Digital logic design tool and simulator
slang - SystemVerilog compiler and language services
The-8-bit-SAP-3 - Documentation and source files for a SAP-3 breadboard Computer
veridian - A SystemVerilog Language Server
customasm - 💻 An assembler for custom, user-defined instruction sets! https://hlorenzi.github.io/customasm/web/
verible - Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
Digital - A digital logic designer and circuit simulator.
pyuvm - The UVM written in Python
65C02-Tool
pico-test-runner