cpu_features
riscv-bitmanip
cpu_features | riscv-bitmanip | |
---|---|---|
2 | 12 | |
2,374 | 206 | |
0.5% | 2.9% | |
6.8 | 0.0 | |
19 days ago | about 2 months ago | |
C++ | Makefile | |
Apache License 2.0 | Creative Commons Attribution 4.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cpu_features
-
Vision Processing Platform-JH7110
Looks like something that's still to be added to https://github.com/google/cpu_features/blob/main/src/impl_riscv_linux.c
-
Testing for presence of _Zba and _Zbb
I wish it were rolled into something like https://github.com/google/cpu_features and yeah, the vector version detection too.
riscv-bitmanip
-
You Won’t Believe This One Weird CPU Instruction (2019)
The bit manipulation [0] extension has been ratified for a while now and is part of the RVA22 application extension profile [1].
You can already buy SOCs that support it, e.g. vision five 2 and star64.
Interestingly the risc-v vector has it's own popcount instructions for vector registers/register masks. This is needed, because the scalable architecture doesn't guarantee that a vector mask can fit into a 64 bit register, so vector masks are stored in a single LMUL=1 register. This works really well, because with LMUL=8 and SEW=8 you get 100% utilization of the single LMUL=1 vector register.
Another interesting thing is that the vector crypto extension will likely introduce a element wise popcount instruction.
[0] https://github.com/riscv/riscv-bitmanip/releases/download/1....
[1] https://github.com/riscv/riscv-profiles/blob/main/profiles.a...
-
Is Bit Manipulation extension ratified?
According to latest version of spec on GitHub (https://github.com/riscv/riscv-bitmanip) Bit-manip is in frozen state. Is this ratified and not updated in the sepc document or is it actually frozen?
- Hand optimised RISC-V assembly language clz
-
Testing for presence of _Zba and _Zbb
I guess 0x20a52533 is a specific _zba instruction? Which one? I searched for "001000" (the left 6 bits of 0x20) in https://github.com/riscv/riscv-bitmanip/releases/download/1.0.0/bitmanip-1.0.0-38-g865e7a7.pdf , but couldn't find a match? Might be PEBKAC.
-
A Neat XOR Trick
RISC-V does have a proposed extension Zbb that includes the cpop and cpopw instructions. It doesn't seem to have much recent activity, though.
https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/i...
- Why aren't there any RISC-V cores with desktop level power?
-
Cores with V-extension and Linux support
Enabling B use in dynamically linked libc code will improve every application, especially for example use of orc.b in the C string functions, which is what I invented it for https://github.com/riscv/riscv-bitmanip/issues/41 (using V is even better, but that's optional in RVA22)
-
Bitmanip: Missing bit field extract / insert instructions?
[2] https://github.com/riscv/riscv-bitmanip/releases/tag/1.0.0
-
gmp: "Risc V is a terrible architecture"
There was a pick instruction, literally named cmov, in an older version of the B (bitmanip) extension (all the good stuff is in extensions). But it seems like it got canned or something, it's not in it anymore (various other interesting instructions were also lost). Silly if you ask me, but I haven't kept up with any of the debate, maybe there's a decent reason..
-
RISC-V Int. Ratifies 15 New Specs, Opening Up New RISC-V Design Possibilities
Yoe maybe interested in the just ratified "RISC-V Bit-Manipulation ISA-extensions" https://github.com/riscv/riscv-bitmanip/releases/download/1....
What are some alternatives?
Astro8-Computer - Custom 16-bit homebrew CPU, emulator, renderer, circuit, and language
riscv-v-spec - Working draft of the proposed RISC-V V vector extension
Kite - Kite: Architecture Simulator for RISC-V Instruction Set
riscv-sbi-doc - Documentation for the RISC-V Supervisor Binary Interface
riscv-isa-manual - RISC-V Instruction Set Manual
riscv-crypto - RISC-V cryptography extensions standardisation work.
nytm-spelling-bee - Generate anagram puzzles like Frank Longo's "Spelling Bee" as in New York Times Magazine
riscv-platform-specs - RISC-V Profiles and Platform Specification
adventofcode2022_day06
riscv-profiles - RISC-V Architecture Profiles
advent-of-code-2022 - 🎄 My Advent of Code solutions in Rust. http://adventofcode.com/2022
advent - Solutions to https://adventofcode.com/