corundum
Voila
Our great sponsors
corundum | Voila | |
---|---|---|
28 | 13 | |
1,460 | 90 | |
3.7% | - | |
9.4 | 0.0 | |
4 months ago | about 1 year ago | |
Verilog | Rust | |
GNU General Public License v3.0 or later | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
corundum
-
FuryGpu – Custom PCIe FPGA GPU
The GPU uses this: https://github.com/alexforencich/verilog-pcie . And there is an open-source 100G NIC here, including open source 10G/25G MACs: https://github.com/corundum/corundum
- Open sourceCorundum – FPGA-based NIC and platform for in-network compute
- TCP checksum computation
- Are there any free/open source Lattice ECP5 Ethernet MAC IP Cores?
-
xilinx versal gty testbench/data gen?
Well, I did build this: https://github.com/corundum/corundum
-
FPGA for finance industry
I would look into 10GbE PCS/MAC packet processors implemented under AXI Stream interfaces for example. There are open source examples https://github.com/corundum/corundum and https://netfpga.org/ .
-
Computer Networking Nerd and EE Student Looking to build a Baremetal Network Driver on top of baremetal kernel? Is this possible and if so, I'd like some guidance!
I built my own 100 Gbps capable NIC, along with driver: https://github.com/corundum/corundum. You're welcome to ask if you have any questions, though it is quite a different animal from a 100 Mbps NIC you might have on a microcontroller.
-
Device Drivers for Transceiver Questions (Specifically, PCIe)
If you're looking for resources, here's one rather comprehensive example of a high-performance FPGA design with a fully custom DMA engine and driver, that runs on both Xilinx and Intel FPGAs: https://github.com/corundum/corundum
-
shift/concatenate in v/sv
I have no idea, but you're welcome to build the design and look at it yourself: https://github.com/corundum/corundum/tree/master/fpga/mqnic/NetFPGA_SUME/fpga. The barrel shifters are in the DMA engine, both the read DMA and write DMA engines have wide barrel shifters.
-
Open source projects?
Dive right into the slack channel and introduce yourself. There is also a new contributor guide. /u/alexforencich/ is on these reddits and he may be able to chime in and give you more concrete suggestions.
Voila
-
How to pass data from build script to binary crate?
My lazy solution on https://github.com/Alonely0/Voila compilation was to format-debug it at compile time, pass it as env var and parse it at runtime.
-
Are there any big projects written in Rust without any use of unsafe code?
Voila. It is a domain-specific-language for interacting with large collections of files.
- [media] Czkawka 3.3.0 released to clean your similar pictures, duplicated data, broken files etc.
- FileClassed, a CLI efficient file organizer, written in rust
-
Whats your favourite open source Rust project that needs more recognition?
Voila
-
What's everyone working on this week (41/2021)?
A compiler for my domain-specific language (right now it's interpreted) https://github.com/Alonely0/Voila
-
(New Discussion) What are you working on right now?
I'm working on a rust library for using the new syscall memfd_secret, and also in voila, a domain-specific language for operating with insane quantities of files and directories.
-
[realease] gzp - multi-threaded compression library v0.4.0 now on rayon
i added the compression functions, and they work like a charm! https://github.com/Alonely0/Voila/releases/tag/1.3.0
-
What do you do when you can’t sleep?
i like coding, rust my last project is Voila. you can check my profile here
-
Is it possible to write anything using 100% safe Rust?
yup, check what i made with 100% safe rust (the first line in main.rs literally makes impossible to use unsafe rust) https://github.com/Alonely0/Voila
What are some alternatives?
verilog-ethernet - Verilog Ethernet components for FPGA implementation
tio - CLI tool for interacting with the IOTA Tangle, written in Rust 🦀
rssguard - Feed reader (and podcast player) which supports RSS/ATOM/JSON and many web-based feed services.
exa - A modern replacement for ‘ls’.
NvChad - Blazing fast Neovim config providing solid defaults and a beautiful UI, enhancing your neovim experience.
walkdir - Rust library for walking directories recursively.
litex - Build your hardware, easily!
sauce - A tool to help manage context/project specific shell-things like environment variables.
soft_riscv - Soft-core RISCV processor for RISCV 2018 competition
mcpp - Minecraft server written in C++
psram-tang-nano-9k - An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
FileClassed - A simple batch file classer