clash-prelude-quickcheck
clash-ghc
Our great sponsors
| clash-prelude-quickcheck | clash-ghc | |
|---|---|---|
| - | 33 | |
| 6 | 1,372 | |
| - | 1.6% | |
| 0.0 | 9.1 | |
| almost 9 years ago | 4 days ago | |
| Haskell | Haskell | |
| LicenseRef-OtherLicense | BSD 2-clause "Simplified" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
clash-prelude-quickcheck
We haven't tracked posts mentioning clash-prelude-quickcheck yet.
Tracking mentions began in Dec 2020.
clash-ghc
- Clash: A Functional Hardware Description Language
- Clash (Haskell) for ASIC design
-
Building a Networked Key-Value-Store on an FPGA
> You'd be better off with a higher-level or more modern HDL that compiles to Verilog/VHDL. "Chisel" is one such.
As is Clash :) https://clash-lang.org/
-
Need project idea
You can take a look at https://clash-lang.org/. There is also a book for it. https://gergo.erdi.hu/retroclash/
-
5 layered CNN implementation on arduino/FPGAs [P]
I don't know much about FPGAs, but Clash lang compiles to VHDL, and might do the trick: https://clash-lang.org
- An addressable little explored language gap: HDL - Hardware Description Languages, any language used for electronic circuit design, description, and specs
- Pedagogical Downsides of Haskell
- Ask HN: Choice of HDL for an FPGA Project
-
Baud rate 1.5% lower than expected, is this normal?
if you need inspiration there is a full UART core available in clash: https://github.com/clash-lang/clash-compiler/blob/master/clash-cores/src/Clash/Cores/UART.hs
-
A circuit simulator that doesn't look like it was made in 2003
Perhaps peripheral (the original site has been hugged to death).
Both clashlang: https://clash-lang.org/
And Hardcaml: https://github.com/janestreet/hardcaml
have personally fueled my interest in hardware.
Dan Luu speaks eloquently and at length about how better options are needed for logic design. I would recommend both of the above to the enthusiastic novice.
What are some alternatives?
wiringPi - A Haskell binding to the wiringPi library, for using GPIO on the Raspberry Pi.
verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
clash-prelude
mercury-api - Haskell binding to Mercury API for ThingMagic RFID readers
ICFP2020_Bluespec_Tutorial - Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
hArduino - Control your Arduino board from Haskell, using the Firmata protocol
riscv-cores-list - RISC-V Cores, SoC platforms and SoCs
hidapi - Haskell HIDAPI bindings
amaranth - A modern hardware definition language and toolchain based on Python