c-compiler
A compiler that accepts any valid program written in C. It is made using Lex and Yacc. Returns a symbol table, parse tree, annotated syntax tree and intermediate code. (by AnjaneyaTripathi)
verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server (by chipsalliance)
| c-compiler | verible | |
|---|---|---|
| 1 | 6 | |
| 97 | 1,205 | |
| - | 2.5% | |
| 0.0 | 9.3 | |
| about 1 year ago | 10 days ago | |
| Yacc | C++ | |
| MIT License | GNU General Public License v3.0 or later |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
c-compiler
Posts with mentions or reviews of c-compiler.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-02-06.
-
Every night
This is just a front-end phase of a C compiler, but you should check out this to get an understanding of a basic front-end compiler using yacc and lex, which are two tools that were used a lot in generating the first layer of compilers that would be used to compile compilers like C, Pascal, and so on.
verible
Posts with mentions or reviews of verible.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-02-05.
-
How to instance module with auto-completion for verilog in neovim?
I want to write Verilog/SystemVerilog with neovim(I use Lazyvim,nvim-lspconfig,mason.nvim, mason-lspconfig.nvim and nvim-cmp) . Now I use Verible to format and lint. But it seems that it cannot complete the signals when I want to instance a module and type a "." . So is there a better way to interconnect modules?
-
Verilog LRM syntax rules
BTW, I'd recommend checking out verible if you're looking for a flex/bison verilog parser.
-
Reliable Verilog dependency analysis
You'll have to roll up your sleeves a bit, but Verible might be worth a look for a functional SystemVerilog parser that you could build off of. It's the only thing I'm aware of built for this class of tools (e.g. yosys is only synthesizable verilog) that's available and likely to cover a good amount of the spec.
-
svls VS verible - a user suggested alternative
2 projects | 3 Nov 2021
-
Tools like Scitools Understand but support Verilog
https://github.com/chipsalliance/verible (may not do actual syntax checking)
-
Forking rustfmt for another language
You might be interested in this though.
What are some alternatives?
When comparing c-compiler and verible you can also consider the following projects:
haxe - Haxe - The Cross-Platform Toolkit
slang - SystemVerilog compiler and language services