PeakRDL-uvm
pygears
PeakRDL-uvm | pygears | |
---|---|---|
1 | 5 | |
45 | 143 | |
- | - | |
5.5 | 0.0 | |
3 months ago | 10 months ago | |
Python | Python | |
GNU General Public License v3.0 only | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
PeakRDL-uvm
-
PeakRDL-Regblock: A free & open source tool that generates SystemVerilog control & status registers (CSR) from SystemRDL
If you're interested register automation, be sure to check out some of my other projects: * systemrdl-compiler * Compiler front-end for the SystemRDL 2.0 language. Want to generate something yourself from SystemRDL input? No problem - use this language interpreter as your front-end. * PeakRDL-html * Generates dynamic and pretty looking HTML documentation * PeakRDL-ipxact * Import/export IP-XACT XML * PeakRDL-uvm * Generate a UVM register model * And a bunch of other random stuff under my SystemRDL GitHub project.
pygears
-
UCLA Adopts PyGears, an Open Source Framework for FPGA AI Design
More about it can be found here: https://github.com/bogdanvuk/pygears/tree/master/pygears/hls
-
[FOSS] PyGears - Python framework za razvoj i akceleraciju HW distribuiranih sistema
Dok sajt samog projekta mozete naci na: www.pygears.org
-
What is the field of AI acceleration like?
I'm currently part of OpenSource project called PyGears: www.pygears.org
-
How profitable is it to sell FPGA IP Cores? Do you think this is a good thing for a startup?
Also, we open-sourced part of our tools, among them is our PyGears - a free framework that lets you design hardware using high-level Python constructs and compiles it to synthesizable SystemVerilog or Verilog code.
-
PyGears - a functional approach to augmenting RTL methodology
Get source from GitHub: 📷GitHub - bogdanvuk/pygears: HW Design: A Functional Approach
What are some alternatives?
rggen - Code generation tool for control and status registers
PipelineC - A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
skywater-pdk - Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.
amaranth - A modern hardware definition language and toolchain based on Python
PeakRDL-html - Generate address space documentation HTML from compiled SystemRDL input
skillbridge - A seamless python to Cadence Virtuoso Skill interface
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
branding - Rocky Linux's official branding assets
FPGA_HW_SIM_FWK_2 - FPGA Hardware Simulation Framework