Vivado-library Alternatives

vivado-library reviews and mentions

• Pixels per clock change in Digilent MIPI CSI RX IP core
  1 project | /r/FPGA | 1 Aug 2023

  I wish to know whether anyone has tried to change the pixels per clock value set in the MIPI CSI2 RX module present in the Digilent vivado library given here. I tried editing that code to set it to 1 pixel per clock and TDATA width to 10, but the IP doesn't get synthesized in Vivado.

• HDMI Output Pynq Z2 PL
  4 projects | /r/FPGA | 31 Dec 2022

  You want to use the DVI protocol over HDMI. You will need your frame data either from a simple state machine or using Xilinx VDMA IP to load it from DDR. Then you need to convert that data into HSYNC and VSYNC data, here are two examples, AXI4-Stream to Video or IceBreaker HDL example. You then need to use IOserdes blocks to convert it to the HDMI TDMS signals (rgb2dvi core). You can follow the block diagram for the Pynq Z2 FPGA on the Pynq github (bd tcl).

• How to read data from SD card with FPGA board ?
  1 project | /r/FPGA | 5 Mar 2022
• Board suggestions
  1 project | /r/FPGA | 3 Aug 2021

  Anyway, the Pynq does have a dual PMOD, so I would highly recommend getting the Digilent VGA PMOD: https://store.digilentinc.com/pmod-vga-video-graphics-array/ It will be far easier to debug video out signals using VGA than by also adding HDMI/DVI to the path. Once you have a known working video out core, you can insert the HDMI/DVI core into the path. Then Digilent also has an open-source DVI core: https://github.com/Digilent/vivado-library/tree/master/ip/rgb2dvi Which uses the same signals as the VGA (just more color bits).

• A note from our sponsor - InfluxDB
  www.influxdata.com | 5 May 2024

  Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →