Building Adders and Multipliers in Logic Circuits and Verilog HDL

• FPGAprojects

  3 3 3.0 SystemVerilog

  Verilog Codes for FPGA projects I did back in 2019, including 5 stage pipelined MIPS CPU.

• CircuitVerse

  23 811 9.4 JavaScript

  CircuitVerse Primary Code Base

  

Back when I was learning Verilog HDL in 2019, I started by designing Logic Circuits on interactive circuit simulators like CircuitVerse, wrote them in Verilog HDL, and tested them out on the DE10-Nano. The Verilog HDL codes available here are not the best and most efficient way to write Verilog HDL (since this was what I wrote back when I started Verilog HDL).

• InfluxDB

  www.influxdata.com featured

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

Suggest a related project