Ideas to extract netlist from verilog file to parse into machine learning model written in python for classification. Need help.🥲

This page summarizes the projects mentioned and recommended in the original post on /r/Verilog

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • sv-parser

    SystemVerilog parser library fully compliant with IEEE 1800-2017

  • I would think the difficult part of this is going parsing and elaborating the Verilog code, more than the extraction. Something like sv-parse (https://github.com/dalance/sv-parser) might help for the parsing, but I'm not aware of a library that would help with elaboration.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Veryl: A Modern Hardware Description Language

    3 projects | news.ycombinator.com | 12 Mar 2024
  • How to keep files in memory in tower_lsp?

    1 project | /r/rust | 27 Feb 2023
  • Veryl v0.4.0 release

    1 project | /r/FPGA | 13 Feb 2023
  • Veryl: A modern hardware description language

    1 project | news.ycombinator.com | 13 Jan 2023
  • Veryl: A Modern Hardware Description Language

    2 projects | /r/rust | 12 Jan 2023