prjtrellis
baron
Our great sponsors
| prjtrellis | baron | |
|---|---|---|
| 5 | 1 | |
| 381 | 285 | |
| 0.0% | 0.7% | |
| 8.5 | 4.4 | |
| 3 months ago | over 2 years ago | |
| Python | Python | |
| GNU General Public License v3.0 or later | GNU Lesser General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
prjtrellis
- Project Trellis – Documenting the Lattice ECP5 FPGA Bitstream Format
-
Learning Verilog and FPGA
Yosys, the underlying compiler of ice studio, also targets the much bigger ECP5 FPGA, also by Lattice, which is called Project Trellis: https://github.com/YosysHQ/prjtrellis
Yosys functions more like a software open source tool. So command line compiling. It also has a REPL. It is very quick compared to the commercial solutions. Especially around compile times which can take seconds instead of minutes. YMMV, but I think the consensus is that it's a lot more convenient to use.
In general the hardware toolchains feel very ancient compared to software toolchains.
- Project Trellis – fully open-source flow for ECP5 FPGAs, using Yosys and nextpnr
- 5% of 666 Python repos had comma typo bugs (inc V8, TensorFlow and PyTorch)
-
Lattice ECP3 - any way of working withe them with free license ?
Not that it will lead to anything soon, you could put a feature request in at Project Trellis and offer to test things, or provide hardware if you have extra.
baron
What are some alternatives?
Vulkan-ValidationLayers - Vulkan Validation Layers (VVL)
quickstep - Quickstep project
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
Pylint - It's not just a linter that annoys you!
pyusb - Easy USB access for Python
f4pga-arch-defs - FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
apio - :seedling: Open source ecosystem for open FPGA boards
6502-exp - 6502 Computer FPGA Peripherals
vhdl-tutorial
Keras - Deep Learning for humans