logisim-evolution VS ghdl

Compare logisim-evolution vs ghdl and see what are their differences.

Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
logisim-evolution ghdl
25 26
4,307 2,206
4.3% 2.7%
9.4 9.8
2 days ago 7 days ago
Java VHDL
GNU General Public License v3.0 only GNU General Public License v3.0 only
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

logisim-evolution

Posts with mentions or reviews of logisim-evolution. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-12-14.

ghdl

Posts with mentions or reviews of ghdl. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-03-30.

What are some alternatives?

When comparing logisim-evolution and ghdl you can also consider the following projects:

Digital - A digital logic designer and circuit simulator.

rust_hdl

logisim-evolution - Digital logic designer and simulator

vunit - VUnit is a unit testing framework for VHDL/SystemVerilog

32-bit-RISC-V-Cpu-Core

awesome-ada - A curated list of awesome resources related to the Ada and SPARK programming language

iverilog - Icarus Verilog

gtkwave - GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

RISC-V-Computer - An enhanced yet simplified version of the original RISC-V-Computer build with Logisim [Moved to: https://github.com/MazinCE/RVCOM2.0]

VHDL-Guide - VHDL Guide

8-bit-CPU - Homebrew 8-bit CPU

ASFML - Ada binding to the SFML library