fault
chiselverify
fault | chiselverify | |
---|---|---|
1 | 1 | |
39 | 132 | |
- | 0.8% | |
8.1 | 3.1 | |
about 2 months ago | 21 days ago | |
Python | Scala | |
BSD 3-clause "New" or "Revised" License | BSD 2-clause "Simplified" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
fault
chiselverify
-
Chisel/Firrtl Hardware Compiler Framework
Chisel is not HLS. It is a Scala library that lets you generate circuits on an RTL abstraction level. That means that you explicitly define every state element like registers and memories. But you can generate N registers inside a loop (or a map/foreach) instead of only 1 at a time. In HLS the compiler needs to somehow infer your registers and memories.
That said, I think one of the problems the google team was struggling with is that in traditional HW development there is design and a separate verification team. The design team bought into Chisel since it would let them generate hardware more quickly, but the verification team just tried to apply their traditional verification methods on the _generated_ Verilog. This is almost like trying to test the assembly that a C++ compiler generates instead of trying to test the C++ program since all your testing infrastructure is setup for testing assembly code and that is "what we have always been doing".
In order to catch verification up to modern Hardware Construction Languages [0] we need more powerful verification libraries that can allow us to build tests that can automatically adapt to the parameters that were supplied to the hardware generator. There are different groups working on this right now. The jury is still out on how to best solver the "verification gap". In case you are interested:
- https://github.com/chiselverify/chiselverify
What are some alternatives?
circt - Circuit IR Compilers and Tools
SpinalHDL - Scala based HDL
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
amaranth - A modern hardware definition language and toolchain based on Python
chisel - Chisel: A Modern Hardware Design Language
chiseltest - The batteries-included testing and formal verification library for Chisel-based RTL designs.