Vitis_Accel_Examples
acap3-examples
Vitis_Accel_Examples | acap3-examples | |
---|---|---|
3 | 2 | |
467 | 54 | |
1.5% | - | |
8.0 | 5.1 | |
4 months ago | 29 days ago | |
Makefile | C | |
MIT License | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Vitis_Accel_Examples
- Can you help me dataflow checking failure on vitis hls?
-
How to Implement a decision tree on FPGA?
3- Then in Vitis I have implement that if-else statement to build the hardware. I have taken this Vitis hello world example as reference to write code for decision tree.
- Design AXI4 MM -> S and S -> MM
acap3-examples
-
How to select hardware for my Project?
Not cheap, but Axis cameras are Linux-based and allow for extensive customization of the “embedded device” aspect through their ACAP SDK. You can work in Python, access the raw image stream with OpenCV, add custom event handling, etc. Some of the newer models have a neural network accelerator so you can even run your own Tensorflow Lite model for object detection on-camera.
-
Issues cross-compiling rust to armv7
(build from this: https://github.com/AxisCommunications/acap3-examples/tree/master/vdostream)
What are some alternatives?
XRT - Run Time for AIE and FPGA based platforms
esp32-cam-webserver - Expanded version of the Espressif ESP webcam
hlslib - A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
yi-hack-Allwinner - Custom firmware for Yi 1080p camera based on Allwinner platform
red-pitaya-notes - Notes on the Red Pitaya Open Source Instrument
webviewjar - Java port of the Zserge Webview. Tiny cross-platform WebView
Vitis-Tutorials - Vitis In-Depth Tutorials
raspindi - Raspberry Pi Camera NDI Source application
Alveo-PYNQ - Introductory examples for using PYNQ with Alveo
c8hardcaml - An implementation of a CHIP-8 machine for FPGAs in Hardcaml with a custom assembler for writing test programs
SoC - Github Repo for Embedded FPGA course by Vincent Claes
finn-examples - Dataflow QNN inference accelerator examples on FPGAs