Our great sponsors
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
I want to use the RISC-V ibex core, however, I need a debugger. For that reason, I'm using the code from here, which includes a debug unit in the FPGA example compliant with the RISC-V debug specification. I managed to port the code to my FPGA but now I'm a little lost on how can I debug my applications. If I understood right, I need an Olimex adapter to connect my PC to the JTAG interface of the FPGA, but besides that, what do I need to do in order to use gdb? Sorry for my ignorance but I'm new to the field.
I want to use the RISC-V ibex core, however, I need a debugger. For that reason, I'm using the code from here, which includes a debug unit in the FPGA example compliant with the RISC-V debug specification. I managed to port the code to my FPGA but now I'm a little lost on how can I debug my applications. If I understood right, I need an Olimex adapter to connect my PC to the JTAG interface of the FPGA, but besides that, what do I need to do in order to use gdb? Sorry for my ignorance but I'm new to the field.
I want to use the RISC-V ibex core, however, I need a debugger. For that reason, I'm using the code from here, which includes a debug unit in the FPGA example compliant with the RISC-V debug specification. I managed to port the code to my FPGA but now I'm a little lost on how can I debug my applications. If I understood right, I need an Olimex adapter to connect my PC to the JTAG interface of the FPGA, but besides that, what do I need to do in order to use gdb? Sorry for my ignorance but I'm new to the field.
I’m in the process of writing a blog post about debugging a VexRiscv soft core. It’s work in progress, but the introduction should give you an idea how things connect together in general.
Similarly, my the README of test project might give you some pointers.
Related posts
- Major Changes at RISC-V Designer SiFive
- Hot Chips 2023: SiFive’s P870 Takes RISC-V Further
- Looking to work in Open Source Silicon and RISC-V? lowRISC is hiring DV and infrastructure engineers
- How to use verilator to transfer a design with multiple files to a verilated model?
- Ushering In a New Era for Open-Source Silicon Development (CEO of lowrisc , a non profit that develops open source hardware on why open source hardware failed in the past, and how lowrisc does things differently)