Are there any resources detailing how synthesis happens for a particular FPGA?

• icestorm

  7 951 0.0 Python

  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)

  

• abc

  4 812 9.3 C

  ABC: System for Sequential Logic Synthesis and Formal Verification

  

They use UC Berkeley's ABC to optimize the netlist and then map it into the lookup tables (LUTs) that the FPGA is using. These days, logic synthesis is a niche specialty so the only information is available as research papers. A good place to start would be:

• InfluxDB

  www.influxdata.com featured

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

Suggest a related project