riscv-ocelot
Ocelot: The Berkeley Out-of-Order Machine With V-EXT support (by tenstorrent)
XiangShan-doc
Documentation for XiangShan (by OpenXiangShan)
riscv-ocelot | XiangShan-doc | |
---|---|---|
5 | 1 | |
135 | 314 | |
2.2% | 2.2% | |
9.2 | 8.4 | |
6 months ago | 7 days ago | |
Scala | TeX | |
BSD 3-clause "New" or "Revised" License | Creative Commons Attribution 4.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
riscv-ocelot
Posts with mentions or reviews of riscv-ocelot.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-03-26.
-
Final Year Project on RISC-V?
If it helps you determine estimates etc. there is the https://github.com/tenstorrent/riscv-ocelot project, "Ocelot: The Berkeley Out-of-Order RISC-V Processor with Vector Support". And that has RVV 1.0 support apparently.
-
Open-source high-performance RISC-V processor
Some people might be interested in Ocelot:
https://github.com/tenstorrent/riscv-ocelot
Its basically the evolved BOOM Core from Berkley but with a full RISC-V Vector Unit attached.
I had really hoped more people put more investment in BOOM.
-
How good is tensetorrent ?
So far it's hard to understand now. Of interest is their open source project ocelot - vpu based on risc-v vector spec https://github.com/tenstorrent/riscv-ocelot
- I’m not expert, but I guess it is worth to check out
-
Tenstorrent releases open source 512 VLEN vector unit integrated with BOOM RISC-V core
GitHub: https://github.com/tenstorrent/riscv-ocelot
XiangShan-doc
Posts with mentions or reviews of XiangShan-doc.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-03-26.
What are some alternatives?
When comparing riscv-ocelot and XiangShan-doc you can also consider the following projects:
XiangShan - Open-source high-performance RISC-V processor
ara - The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core