nmigen-tutorial
icebreaker
nmigen-tutorial | icebreaker | |
---|---|---|
3 | 4 | |
301 | 537 | |
- | 1.3% | |
1.8 | 1.8 | |
about 3 years ago | 10 months ago | |
Creative Commons Attribution Share Alike 4.0 | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
nmigen-tutorial
-
recommended free (open source) verification platform ?
nmigen-tutorial
-
Designing a RISC-V CPU, Part 1: Learning hardware design as a software engineer
I've had this recommended and it looks v promising! https://vivonomicon.com/2020/04/14/learning-fpga-design-with...
Someone above has mentioned Robert Baruch too: https://github.com/RobertBaruch/nmigen-tutorial
I also found this helpful: http://blog.lambdaconcept.com/doku.php?id=nmigen:tutorial
And there is of course the IRC channel if you want to ask people questions, #nmigen on irc.freenode.net
-
FPGA dev board that's cheap, simple and supported by OSS toolchain
If you are already familiar with Python I could recommend start with this tutorial: https://github.com/RobertBaruch/nmigen-tutorial
icebreaker
- Cheap robust FPGA options
-
Configuring SPI flash
Take a look at the schematic for the ice breaker. He uses a jumper for the CS pin: https://github.com/icebreaker-fpga/icebreaker/blob/master/hardware/v1.0e/icebreaker-sch.pdf
-
Tapeout class: taking students from schematic to silicon in one semester [pdf]
From reading the documentation, it appears that their open source tools start with Verilog RTL files that have been simulated with Synopsys VCS, Mentor Graphics Questa, or Cadence Incisive Enterprise Simulator.
That said, one could probably use the free (but not open source) Vivado HL WebPACK to create and test the RTL design and then follow along with the Skywater tools. But that way, the way towards the FPGA would still be closed source and only the path from FPGA on to ASIC would be open.
Further down the rabbit hole, I read about https://github.com/icebreaker-fpga/icebreaker which appears to be a tiny Teensy-compatible open source FPGA board with accompanying open source tools. Yay!
Thank you very much for bringing all of this to my attention :)
-
recommended free (open source) verification platform ?
If you want to source a compatible development platform, I suggest the icebreaker. It's Open Source hardware and was developed in cooperation with the developers of Yosys.
What are some alternatives?
litex - Build your hardware, easily!
linux-on-litex-vexriscv - Linux on LiteX-VexRiscv
RISCV-FiveStage - Marginally better than redstone
apio - :seedling: Open source ecosystem for open FPGA boards
wyre - Hardware definition language that compiles to Verilog
UPduino-v3.0 - UPduino 3.0: new 4 layer layout, various other improvements
stm32cube-database - STM32Cube database mirror/history tracking repository
fomu-toolchain - A collection of tools for developing for Fomu
bsc - Bluespec Compiler (BSC)
WTFpga - 2 hour crash course in FPGAs
nmigen-exercises - Graded exercises for nMigen (WIP)