kicad_footprints
eater-sap-1-improvements
kicad_footprints | eater-sap-1-improvements | |
---|---|---|
1 | 14 | |
310 | 46 | |
2.9% | - | |
0.0 | 2.7 | |
over 1 year ago | 8 months ago | |
Python | Assembly | |
MIT License | Creative Commons Zero v1.0 Universal |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
kicad_footprints
-
From Idea to Printed Circuit Board in One Week
Maybe SnapEDA and their new KiCad plugin [1] would be a good fit for you? I've not used the plugin myself but I do use SnapEDA footprints myself occasionally. I also try and keep on top of all the footprints available on GitHub and add them to our repo [2], you can add this globally and search through it from within KiCad.
1: https://blog.snapeda.com/2020/09/09/introducing-the-snapeda-...
2: https://github.com/kitspace/kicad_footprints
eater-sap-1-improvements
-
Next project for my PUTEY-1 TTL CPU: A speech synthesizer!
When I figure out why the "voice" is unintelligible, I will be certainly posting all the details and making a video as I have done with my prior projects for this computer. Subscribe to my YouTube or follow my GitHub repository to get alerts.
-
It took about a week, but my PUTEY-1 TTL CPU has calculated all the prime numbers to about 1.1 million.
The details of my design evolution from the Eater SAP-1 to what you see here are documented at my GitHub repository. You can also watch video overviews if each improvement project at my YouTube channel, the I haven’t yet made the video for the ALU that’s enabling multiplication and division through bit shifting. That’s only at my GitHub at the moment.
-
My TTL CPU is now operating at 300 KHz clock and can calculate 32 bit prime numbers.
Ha ... yeah, it was overkill, but the 32K was just sitting there unused. If you check out my code for the prime number calculation, you'll see the stack is well used. However, I haven't cracked the 256 byte depth yet.
-
has anyone programmed an EPLD?
I am using the ATF22V10C in my build. Works great. I’ve made some notes on programming them here: https://github.com/michaelkamprath/eater-sap-1-improvements/tree/advanced-alu/advanced-alu/pld-files
- I’ve built out my ALU upgrade for my TTL CPU. I use 74LS382 function generators, 74LS194 bit shifters, and 74LS682 comparators to significantly upgrade what can be computed from the original 74LS283 4-bit adders.
-
8-bit CPU project upgrading
I’ve done a number of upgrades myself. They are documented here: https://github.com/michaelkamprath/eater-sap-1-improvements
-
Stuck with strange voltage behavior in RAM module that goes away when using a multimeter
Here's the write button. https://i.imgur.com/N3WgqR9.jpg I've inverted it from a pull-up switch to GND, to a pull-down switch to VCC, using Michael Kamprath's improvement recommendations found at https://github.com/michaelkamprath/eater-sap-1-improvements/tree/main/improving-reliability-of-ram-module
-
The next iteration of my extend breadboard TTL CPU is working. Time to finish project documentation and create an overview video.
This iteration on the CPU focused on implementing a 8-bit instruction register. However, doing this required me to rethink many parts of the computer, notably the memory map and the control logic. Details on what I accomplished in this project can be found in my GitHub repository: https://github.com/michaelkamprath/eater-sap-1-improvements/tree/main/instruction-register-8-bit
-
My updated 16 bit memory + updated control logic + memory map controller + 8 bit instruction register is ready to be integrated into my breadboard CPU.
If you want to read up on what I am doing here before I create a video on it, I have documented everything here (though there are a few bits I still need to document).
-
The start of my effort to add 16-bit memory addressing to my SAP-1. Built so far at 16-bit program counter, memory address register, and run mode selector. The design now has a proper address bus (purple wires) in addition to the 8-bit data bus.
You can check out the current state of my design on my ram-upgrade branch in my GitHub repository. It's still a work in progress, so don't yet expect the same level of documentation or completeness my other modules have.
What are some alternatives?
horizon - Horizon is a free EDA package
8-bit-computer - Documentation of my 8-bit computer build
horizon - Dashboard and code-driven configuration for Laravel queues.
8bit-cpu - Schematics & code for my 74LS-based 8-bit MK1 CPU
kicad-color-schemes - Want to change the color scheme of KiCad? Look here for Inspiration.
skidl - SKiDL is a module that extends Python with the ability to design electronic circuits.
RF-tools-KiCAD - KiCAD RF tools: footprints wizard and round tracks, mask expander, via fencing
bespokeasm - An assembler that works with custom instruction sets.
SeveredDuck36 - A 36-key split keyboard inspired by the Kyria and Arch-36
EaterEmulator - Ben Eater's 8-bit breadboard computer emulator in python
splendida - 256 WS2812B LEDs arranged in Fermat's Spiral Shape