vISA
lsp-mode
vISA | lsp-mode | |
---|---|---|
19 | 118 | |
- | 4,672 | |
- | 0.6% | |
- | 9.3 | |
- | 5 days ago | |
Emacs Lisp | ||
- | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
vISA
- My Six Lines of Verilog Code Turing Complete BitBitJump Is Now Under the GPLv3
-
1-bit CPU for 'super low-performance computer' launched – sells out promptly
Speed test against my six lines of verilog cpu when? *
https://gitlab.com/VitalMixofNutrients/vISA
* Only six lines of verilog if one only uses FPGA LUTs as Ram.
-
Hey I'm genuinely curious about what makes you guys like working.
Well, I made a CPU Instruction Set Architecture called Bit-Bit-Jump that can simulate Bit-Bit-Jump Machine Code at approximately 5.6 Megahertz here: https://gitlab.com/VitalMixofNutrients/vISA
-
What is easier for programmers to understand? An entire program that was written in one source code file, or an entire directory of source code files getting statically / dynamically linked into an entire program?
Hello. Over the past six months, I have been working on a CPU ISA named Bit-Bit-Jump. Suprisingly, it is actually the world's simplest CPU ISA, comprising only SIX lines of Verilog code.
-
Error: Unsupported tristate construct (not in propagation graph):
You're right, it doesn't look like an actual binary.. How can I turn it into an actual binary?
-
What is your take on ISA architectures for FPGAs (x86, arm, risc-v)?
Well, the simplest ISA is six lines of Verilog and it's called Bit-Bit-Jump
-
MSc thesis topic advice related with fpga.
Idea: Because I don't have the money for Vivado (Free version is limited to a few thousand lines of Verilog) / Quartus (Free version won't let me perform DPR), it would be awesome if you could find a way to implement my Bit-Bit-Jump Soft-Core into your project. Here's my project: https://gitlab.com/VitalMixofNutrients/vISA (Licensed under GPLv2 Only.)
-
When you implement an CPU ISA (Bit-Bit-Jump) in only six lines of Verilog:
My BBJ code is available here: https://gitlab.com/VitalMixofNutrients/vISA/-/raw/vISA/sources/sim/verilator/BBJ/BBJ.v (Licensed under GPLv2 only.)
-
What architecture is the most chad?
Bit-Bit-Jump.
-
Anon can't get a job
(My coding project in question: https://gitlab.com/VitalMixofNutrients/vISA)
lsp-mode
- lsp-mode: Emacs client/library for the Language Server Protocol
-
lsp-keymap-prefix not working
I also tried to the solutions suggested ![here](https://github.com/emacs-lsp/lsp-mode/issues/1532) and ![here](https://github.com/emacs-lsp/lsp-mode/issues/1672), but nothing worked. I moved the (setq lsp-keymap-...) line outside (and before) use-package. I also used :config (define-key lsp-load-map...) in my use-package block. But none of them worked.
-
Help getting the yaml language server working with eglot
Not sure how much this might help, but lsp-mode has lsp-yaml-select-buffer-schema and lsp-yaml-set-buffer-schema commands to pick schema from a list or set from a URI. Checking the source of them might give some hints about how the same could be implemented in eglot?
-
What LaTeX setup do you use?
Beyond that you might as well embrace the suck and install autex with a language server: https://emacs-lsp.github.io/lsp-mode/
-
Emacs bankruptcy
Smart completion these days is done primarily through LSP. eglot is fairly minimal but built-in as of 29, also available via GNU Elpa. lsp-mode is another option with more integrations and a bit more fleshed out.
-
The bottom emoji breaks rust-analyzer
lsp-mode: https://github.com/emacs-lsp/lsp-mode/issues/2080
-
Setting up a fundraiser for multi-threaded Emacs, any thoughts on this?
Are you running emacs-29? It has numerous speed-ups compared to emacs-28 and older versions, many of them coded by Mattias Engdegård, e.g. commit def6fa4246. I have a fresh build of emacs-29 running on Linux and a new mac with an M1 CPU, and it's stupid fast. I don't use the native-comp feature. I rarely notice any hesitation or slowness. I don't use Elpy. I do use lsp mode.
-
Newbie here! Need Help!
Since you are doing code development, the first things to go for would be setting up your emacs packaging (installing use-package and melpa (use-package's documentation covers this) so you have more packages to choose from (do be careful to not just pick things willy nilly but research them a bit first)) and then setting up lsp-mode. lsp-mode lets you use LSP servers for the specific programming languages you work with in a somewhat unified fashion. You then need to install and setup the LSP servers for the languages you use, and possibly install language specific Emacs packages as support (note, Emacs has builtin functionality for many).
-
Emacs 29: Install Tree-Sitter parser modules with a minor mode
And first of all, I'm trying to understand, how is it connected to https://github.com/emacs-lsp/lsp-mode? I'm sure, that existed lsp implementations already parse source code. Why TreeSitter?
What are some alternatives?
ao486_MiSTer - ao486 port for MiSTer
eglot - A client for Language Server Protocol servers
microwatt - A tiny Open POWER ISA softcore written in VHDL 2008
tide - Tide - TypeScript Interactive Development Environment for Emacs
VexRiscvBPluginGenerator
ctags - A maintained ctags implementation
verilator - Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)
ANTLR - ANTLR (ANother Tool for Language Recognition) is a powerful parser generator for reading, processing, executing, or translating structured text or binary files.
dcc - Dan's C compiler
dap-mode - Emacs :heart: Debug Adapter Protocol
Smallpond - Brand new RISC architecture created in CSE 490
company-lsp - Company completion backend for lsp-mode