Edge-Detection
Realtime video processing with pipelined Sobel algorithm targeting Artix-7 FPGA [Moved to: https://github.com/georgeyhere/FPGA-Video-Processing] (by georgeyhere)
OV7670-Verilog
Verilog modules required to get the OV7670 camera working (by westonb)
Edge-Detection | OV7670-Verilog | |
---|---|---|
1 | 1 | |
0 | 59 | |
- | - | |
8.2 | 0.0 | |
over 2 years ago | almost 6 years ago | |
SystemVerilog | Verilog | |
- | - |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Edge-Detection
Posts with mentions or reviews of Edge-Detection.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-08-28.
-
OV7670 camera issues (FPGA)
Here's thescreenshot of the incorrect behavior in question and the camera configuration I'm using.
OV7670-Verilog
Posts with mentions or reviews of OV7670-Verilog.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-08-28.
-
OV7670 camera issues (FPGA)
I believe I used a known to be working camera configuration, and the i2c configuration itself looks good both in simulation and on the logic analyzer.