C128_MiSTer
ao486_MiSTer
C128_MiSTer | ao486_MiSTer | |
---|---|---|
4 | 21 | |
30 | 244 | |
- | 3.7% | |
7.6 | 6.5 | |
about 1 year ago | 6 days ago | |
VHDL | Verilog | |
- | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
C128_MiSTer
-
Advice on MiSTer arcade cabinet setup
Here https://github.com/MiSTer-devel/Wiki_MiSTer/wiki and https://misterfpga.org/ I assume you know about these links?
- Exact 486 CPU Performance in Smallest Form Factor
- Has anyone ever made a C-128 on a cartridge for the C-64?
- Commodore 128 core for mister (unofficial)
ao486_MiSTer
-
Reverse engineering the Intel 386 processor's register cell
How about a 486 instead? :)
https://github.com/MiSTer-devel/ao486_MiSTer
-
Issues with AO486
Have you checked all the details in https://github.com/MiSTer-devel/ao486_MiSTer ?
- Ao486_MiSTer: i486 core for the MiSTer FPGA gaming system
-
Recently, I came across a video on Youtube by Linus Tech Tips about the PCEm emulator that I found to be cringy and ill-informed. As a computer engineer by education let me explain few core concepts on how emulation works.
You mention "Pentium MMX CPU" a few times in your post, but fail to mention any FPGA solution that can emulate a machine of that class. MiSTer can't do that, the best it can do is a 486 (not just missing MMX, doesn't even have an FPU).
- Exact 486 CPU Performance in Smallest Form Factor
-
Emulate Any ISA Card With A Raspberry Pi And An FPGA
It has already happened: https://github.com/MiSTer-devel/ao486_MiSTer
- Are there FPGA cores for SB16/ET4KW32/NE2K?
-
KEYBCS2
The last processor generation it worked on is the 486, but on a Pentium or newer it always fails with a “Debugging is not allowed” message.
I guessed the reason for that correctly - prefetch queue. Mentions of CUP386 in the comments also brought back more memories of the cracking scene in the late 80s/early 90s. There's some very interesting discussion on SMC vs CPU behaviour here --- in the context of an open-source 486-level SoC core:
https://github.com/MiSTer-devel/ao486_MiSTer/issues/33
What are some alternatives?
dosbox-x - DOSBox-X fork of the DOSBox project
PCem-ROMs - This is a collection of requiered ROMs files for PCem emulator. RIP PCem 2021
elks - Embeddable Linux Kernel Subset - Linux for 8086
libi86 - Attempt to reimplement non-standard C library facilities (e.g. <conio.h>) used in MS-DOS programs, for IA-16 GCC & ACK ― mirror of https://gitlab.com/tkchia/libi86 • Ubuntu packages for cross-compilation at https://launchpad.net/%7Etkchia/+archive/ubuntu/build-ia16/ • DJGPP/MS-DOS binaries at https://github.com/tkchia/libi86/releases
NyuziProcessor - GPGPU microprocessor architecture
vISA
microwatt - A tiny Open POWER ISA softcore written in VHDL 2008
VexRiscvBPluginGenerator
gcc-ia16 - Fork of Lambertsen & Jenner (& al.)'s IA-16 (Intel 16-bit x86) port of GNU compilers ― added far pointers & more • use https://github.com/tkchia/build-ia16 to build • Ubuntu binaries at https://launchpad.net/%7Etkchia/+archive/ubuntu/build-ia16/ • DJGPP/MS-DOS binaries at https://gitlab.com/tkchia/build-ia16/-/releases • mirror of https://gitlab.com/tkchia/gcc-ia16
winevdm - 16-bit Windows (Windows 1.x, 2.x, 3.0, 3.1, etc.) on 64-bit Windows
chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
bsc - Bluespec Compiler (BSC)