c2clat
multichase
| c2clat | multichase | |
|---|---|---|
| 2 | 2 | |
| 104 | 90 | |
| - | - | |
| 0.0 | 4.4 | |
| about 1 year ago | 28 days ago | |
| C++ | C | |
| MIT License | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
c2clat
-
Measuring core-to-core latency (in Rust)
I have something similar but in C++: https://github.com/rigtorp/c2clat
-
The Intel i9-12900K, a Z690, and some DDR5 RAM have just arrived, what tests/ benchmarks would you like to see?
Inter-core latency! https://github.com/rigtorp/c2clat
multichase
-
In Defense of Linked Lists
I have some experience writing/modifying linked-list benchmarks (https://github.com/google/multichase) specifically to test memory latency.
It is extremely difficult, maybe impossible, to design a prefetcher that can predict the next cacheline(s) to prefetch in a linked-list. I am not aware of a single CPU that can do this consistently.
- Measuring core-to-core latency (in Rust)
What are some alternatives?
pcm - Processor Counter Monitor [Moved to: https://github.com/intel/pcm]
core-to-core-latency - Measures the latency between CPU cores
pcm - Intel® Performance Counter Monitor (Intel® PCM)
Taren - Useful C++ templates
re2j - linear time regular expression matching in Java
thor-os - Simple operating system in C++, written from scratch
btree - a simple python btree
USB-x360-N64Controller - N64 to x360 controller conversion using Maple Mini (STM32F1)
vmcontainer - Virtual memory based containers
cva6 - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
glibc - Unofficial mirror of sourceware glibc repository. Updated daily.