aws-fpga
davos
Our great sponsors
| aws-fpga | davos | |
|---|---|---|
| 3 | 1 | |
| 1,470 | 58 | |
| 1.7% | - | |
| 1.0 | 0.0 | |
| 7 days ago | about 2 years ago | |
| VHDL | SystemVerilog | |
| GNU General Public License v3.0 or later | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
aws-fpga
-
FPGA for Deep Learning: Survey and Future Directions
Are you trying to scare people away from FPGAs? GPUs aren't actually that _good_ at deep learning, but they are in the right place at the right time.
You can rent high end FPGAs on AWS, https://github.com/aws/aws-fpga there is no better time to get into FPGAs. On the low end there is the excellent https://hackaday.com/2019/01/14/ulx3s-an-open-source-lattice...
Modern FPGA platforms like Xilinx Alveo have 35TB/s of SRAM bandwidth and 460GB/s of HBM bandwidth. https://www.xilinx.com/products/boards-and-kits/alveo/u55c.h...
- Does anyone know if Amazon EC2 F1 instances have FPGA and CPU share memory?
-
AMD Patent Reveals Hybrid CPU-FPGA Design That Could Be Enabled By Xilinx Tech
Amazon F1 (Disclaimer: Proprietary)
davos
-
AMD Patent Reveals Hybrid CPU-FPGA Design That Could Be Enabled By Xilinx Tech
DavOS (Distributed Accelerator Os)
What are some alternatives?
Coyote - Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
hardcloud - FPGA as an OpenMP Offloading Device.
OpenCL-ICD-Loader - The OpenCL ICD Loader project.
meta-petalinux - meta-petalinux distro layer supporting Xilinx Tools
optimus-hypervisor
opencpi - Open Component Portability Infrastructure
antikernel - The Antikernel operating system project
PyCoRAM - Python-based Portable IP-core Synthesis Framework for FPGA-based Computing