abc
ABC: System for Sequential Logic Synthesis and Formal Verification (by berkeley-abc)
yosys
Yosys Open SYnthesis Suite (by YosysHQ)
| abc | yosys | |
|---|---|---|
| 4 | 7 | |
| 815 | 3,202 | |
| 2.9% | 3.0% | |
| 9.3 | 9.9 | |
| 2 days ago | 1 day ago | |
| C | C++ | |
| GNU General Public License v3.0 or later | ISC License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
abc
Posts with mentions or reviews of abc.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-01-19.
-
"Chinese Researchers Used AI To Design RISC-V CPU In Under 5 Hours" and I'm scared for my career
If you can get the netlist, I would explore some passes with ABC
-
Are there any resources detailing how synthesis happens for a particular FPGA?
They use UC Berkeley's ABC to optimize the netlist and then map it into the lookup tables (LUTs) that the FPGA is using. These days, logic synthesis is a niche specialty so the only information is available as research papers. A good place to start would be:
-
Where in the process is circuit minimization done?
Nobody will tell you exactly what private companies are doing, but for a tool that’s not hopelessly outdated, you can check out Berkeley’s abc project.
- Intel’s Turnaround and the Future of Chipmaking
yosys
Posts with mentions or reviews of yosys.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-10-20.
-
Efinix makes software free to access - no longer do you need a dev board
I see efinix in the yosys tree, https://github.com/YosysHQ/yosys/blob/master/techlibs/efinix/synth_efinix.cc
- Minimal build script, and flags for yosys and nextpnr to target GW1N-LV1QN48?
-
Where in the process is circuit minimization done?
Here is just a small list of passes, with their source code: https://github.com/YosysHQ/yosys/tree/master/passes/opt.
-
Do you work in a mixed HDL shop?
To be honest, I have no clue, I've never used GHDL. For Yosys I'm not too sure either but their README indicates that it has mostly complete Verilog-2005 support, and a few features from SystemVerilog too.
-
3rd party toolchain for Spartan3?
Yosys has preliminary support for Spartan 3 devices.
- "Formal Verification Specialist Oski Joins NVIDIA"
-
Glitches In Clock Gating Cell
See the simulation waveform of the Post-Control CG circuit and its corresponding gate-level circuit
What are some alternatives?
When comparing abc and yosys you can also consider the following projects:
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
apicula - Project Apicula 🐝: bitstream documentation for Gowin FPGAs
perceptions - Perceptions of Probability and Numbers
oss-cad-suite-build - Multi-platform nightly builds of open source digital design and verification tools