Examples
By HDLForBeginners
Verilog_Calculator_Matrix_Multiplication
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. (by pontazaricardo)
| Examples | Verilog_Calculator_Matrix_Multiplication | |
|---|---|---|
| 3 | 1 | |
| 55 | 42 | |
| - | - | |
| 4.4 | 10.0 | |
| 8 months ago | over 6 years ago | |
| Verilog | Verilog | |
| MIT License | Mozilla Public License 2.0 |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Examples
Posts with mentions or reviews of Examples.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-03-29.
-
Vivado Ethernet IP
I made a video that shows how to do this on your own (github link to code), or vivado has the Axi Ethernet Lite core, it's one of the only MAC cores that has a licence included with vivado. I haven't used it recently, though, so I can't speak for its ease of use.
- I'm confused about creating RTL code vs "regular coding" style in Verilog.
-
AXI Stream basics for beginners, Here's a video I made because a bunch of people suggested I do something AXI!
Looking over your serial port design, it looks you are struggling to get your UART to work. Has it seen hardware?
Verilog_Calculator_Matrix_Multiplication
Posts with mentions or reviews of Verilog_Calculator_Matrix_Multiplication.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-03-10.
-
I'm confused about creating RTL code vs "regular coding" style in Verilog.
(This is what I mean when I say "regular coding" https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication/blob/master/main/Calculator.v)
What are some alternatives?
When comparing Examples and Verilog_Calculator_Matrix_Multiplication you can also consider the following projects:
ZCU102-Ethernet - Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.