Suggest an alternative to

risc-v_pipelined_cpu

RISC-V CPU with a 5-stage pipeline, written in SystemVerilog

Why do you think that https://github.com/fnoeding/fpga-experiments is a good alternative to risc-v_pipelined_cpu

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with risc-v_pipelined_cpu. Optional.

A valid email to send you a verification link when necessary or log in.