Risc-v_pipelined_cpu Alternatives

Similar projects and alternatives to risc-v_pipelined_cpu

Digital

84 3,916 7.0 Java risc-v_pipelined_cpu VS Digital

A digital logic designer and circuit simulator.
fpga-experiments

1 7 10.0 Python risc-v_pipelined_cpu VS fpga-experiments
InfluxDB

www.influxdata.com sponsored

Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
qtrvsim

1 403 8.9 C++ risc-v_pipelined_cpu VS qtrvsim

RISC-V CPU simulator for education purposes

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better risc-v_pipelined_cpu alternative or higher similarity.

Suggest an alternative to risc-v_pipelined_cpu

risc-v_pipelined_cpu reviews and mentions

Posts with mentions or reviews of risc-v_pipelined_cpu. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-01-26.

How a CPU works: Bare metal C on my RISC-V toy CPU
4 projects | news.ycombinator.com | 26 Jan 2023

- source & native releases: https://github.com/cvut/qtrvsim
It visualizes the inner workings of a basic RISC-V CPU, you can choose a basic single-cycle CPU, or a full 5-stage pipelined CPU with a hazard unit.
I also recently wrote a 5-stage RISC-V CPU in SystemVerilog, the implementation should be reasonably well-commented: https://github.com/MatejKafka/risc-v_pipelined_cpu

Stats

Basic risc-v_pipelined_cpu repo stats

Mentions

Stars

Activity

10.0

Last Commit

about 1 year ago

The primary programming language of risc-v_pipelined_cpu is SystemVerilog.