The Prince lightweight block cipher in Verilog.
Why do you think that https://github.com/FPGAwars/apio is a good alternative to prince
The Prince lightweight block cipher in Verilog.
Why do you think that https://github.com/FPGAwars/apio is a good alternative to prince