Suggest an alternative to

neorv32-verilog

♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with neorv32-verilog. Optional.

A valid email to send you a verification link when necessary or log in.