♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
Here you can share your experience with the project you are suggesting or its comparison with neorv32-verilog. Optional.
A valid email to send you a verification link when necessary or log in.