This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supported. The project was tested on Xilinx 7-series FPGA with 10G Ethernet MAC IP-core
Why do you think that https://github.com/alexforencich/verilog-ethernet is a good alternative to axis_udp