RISCV CPU implementation in SystemVerilog
Why do you think that https://github.com/syntacore/scr1 is a good alternative to friscv
RISCV CPU implementation in SystemVerilog
Why do you think that https://github.com/syntacore/scr1 is a good alternative to friscv