RISCV CPU implementation in SystemVerilog
Why do you think that https://github.com/Fraunhofer-IMS/airisc_core_complex is a good alternative to friscv
RISCV CPU implementation in SystemVerilog
Why do you think that https://github.com/Fraunhofer-IMS/airisc_core_complex is a good alternative to friscv