Python-based Hardware Design Processing Toolkit for Verilog HDL
Why do you think that https://github.com/UCSBarchlab/PyRTL is a good alternative to Pyverilog
Python-based Hardware Design Processing Toolkit for Verilog HDL
Why do you think that https://github.com/UCSBarchlab/PyRTL is a good alternative to Pyverilog