Suggest an alternative to

verilog-axi

Verilog AXI components for FPGA implementation

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with verilog-axi. Optional.

A valid email to send you a verification link when necessary or log in.