Verilog AXI stream components for FPGA implementation
Why do you think that https://github.com/ZipCPU/verilog-axi is a good alternative to verilog-axis
Verilog AXI stream components for FPGA implementation
Why do you think that https://github.com/ZipCPU/verilog-axi is a good alternative to verilog-axis