RISC-V_MYTH_Workshop

Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop (by stevehoover)

RISC-V_MYTH_Workshop Alternatives

Similar projects and alternatives to RISC-V_MYTH_Workshop

  • litex

    Build your hardware, easily!

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better RISC-V_MYTH_Workshop alternative or higher similarity.

RISC-V_MYTH_Workshop reviews and mentions

Posts with mentions or reviews of RISC-V_MYTH_Workshop. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-02-09.
  • CPU design for college project
    2 projects | /r/FPGA | 9 Feb 2023
    Check this out: https://github.com/stevehoover/RISC-V_MYTH_Workshop You can design a pipelined RISCV 32 bit ISA architecture microprocessor in 30 hours using TL-Verilog!

Stats

Basic RISC-V_MYTH_Workshop repo stats
1
75
6.2
4 months ago

stevehoover/RISC-V_MYTH_Workshop is an open source project licensed under The Unlicense which is not an OSI approved license.

The primary programming language of RISC-V_MYTH_Workshop is TL-Verilog.


Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com