Weird altera issue

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA

Our great sponsors
  • Mergify - Updating dependencies is time-consuming.
  • SonarLint - Clean code begins in your IDE with SonarLint
  • InfluxDB - Collect and Analyze Billions of Data Points in Real Time
  • VexRiscv

    A FPGA friendly 32 bit RISC-V CPU implementation

    I'm trying to put the Murax SoC inside a DECA board from Arrow but I'm facing something quite odd. Along with the SoC, I'm adding a heartbeat LED just in case to see if everything is running and what I'm seeing is that when I try to constraint the jtag pins, starting by the TDI (Y5) on the SDC file, the bitstream programmed in the board makes the heartbeat LED to stop blink (it stucks on forever). In the beginning, I was thinking that would be something related to the voltage but as the pins C5-LED and Y5-TDI are from different banks, it doesn't make any there something I'm missing from here?

  • vexriscv_ocd

    My VexRiscv design with this QSF file works find for me:

  • Mergify

    Updating dependencies is time-consuming.. Solutions like Dependabot or Renovate update but don't merge dependencies. You need to do it manually while it could be fully automated! Add a Merge Queue to your workflow and stop caring about PR management & merging. Try Mergify for free.

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts