Our great sponsors
-
I'm trying to put the Murax SoC inside a DECA board from Arrow but I'm facing something quite odd. Along with the SoC, I'm adding a heartbeat LED just in case to see if everything is running and what I'm seeing is that when I try to constraint the jtag pins, starting by the TDI (Y5) on the SDC file, the bitstream programmed in the board makes the heartbeat LED to stop blink (it stucks on forever). In the beginning, I was thinking that would be something related to the voltage but as the pins C5-LED and Y5-TDI are from different banks, it doesn't make any sense....is there something I'm missing from here?
-
My VexRiscv design with this QSF file works find for me: https://github.com/tomverbeure/vexriscv_ocd/blob/intel/verilog_example/quartus_max10_deca/vexriscv_ocd.qsf.
-
Mergify
Updating dependencies is time-consuming.. Solutions like Dependabot or Renovate update but don't merge dependencies. You need to do it manually while it could be fully automated! Add a Merge Queue to your workflow and stop caring about PR management & merging. Try Mergify for free.
