Arty A7-RiscV-Murax Soc-Xilinx Virtual cable

• VexRiscv

  21 2,252 7.6 Assembly

  A FPGA friendly 32 bit RISC-V CPU implementation

  

I've been using SpinalHDL for a while and learned it from modifying the murax soc and VexRiscV core. The Murax Demo has Jtag and the debug plugin in it by default. I havent used Murax on an arty a7 yet as I don't have one, but when I do use Xilinx fpgas I usually just point jtag to physical pins and connect in a less than ideal hacky fashion, same way I do with the orangecrab fpga board to keep my base designs as portable as possible

• WorkOS

  workos.com sponsored

  The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

  

Suggest a related project