Why is this input signal used only after 3 clock cycles and not immediately?

This page summarizes the projects mentioned and recommended in the original post on /r/Verilog

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • ibex-demo-system

    A demo system for Ibex including debug support and some peripherals

  • I was trying to understand this implementation of a gpio module (https://github.com/lowRISC/ibex-demo-system/blob/main/rtl/system/gpio.sv). It seems that every clock cycle the input signal gp_i is stacked into gp_i_q and the current value of gp_i is only used after 3 clock cycles. Why is that?

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Lexbor – an open source HTML Renderer library

    4 projects | news.ycombinator.com | 11 Jun 2024
  • Resilient Activation Codes with Safe32

    1 project | news.ycombinator.com | 12 Jun 2024
  • My First Arch Linux Installation

    3 projects | dev.to | 12 Jun 2024
  • Ask HN: What non-mainstream programming languages are you checking out?

    1 project | news.ycombinator.com | 12 Jun 2024
  • I like the RP2040

    24 projects | news.ycombinator.com | 11 Jun 2024