chiselwatt
obmc-console
| chiselwatt | obmc-console | |
|---|---|---|
| 2 | 1 | |
| 97 | 14 | |
| - | - | |
| 0.0 | 6.0 | |
| about 1 year ago | 4 days ago | |
| Scala | C | |
| GNU General Public License v3.0 or later | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
chiselwatt
-
OpenPOWER Foundation announces LibreBMC, a POWER-based, fully open-source BMC
Well the same guy (yes, he is a madman) did another one in Chisel, which is one step removed from Verilog: https://github.com/antonblanchard/chiselwatt
I don't spend enough time with FPGAs to even pretend to have an educated opinion on HDLs.
-
Exploiting Undocumented Hardware Blocks in the LPC55S69
You might be interested in what Anton Blanchard has been up to with the power ISA soft cores, it seems like his work has spanned the bulk of the FPGA toolkits, and I think his latest is taped out for the SKY130 run. His work is also being adapted for an openBMC replacement, which would offer an opportunity to dust off some old Xzibit templates, so thats good.
https://github.com/antonblanchard/microwatt
https://github.com/antonblanchard/chiselwatt
https://www.efabless.com/projects/29
https://gitlab.raptorengineering.com/kestrel-collaboration/k...
obmc-console
-
OpenPOWER Foundation announces LibreBMC, a POWER-based, fully open-source BMC
> It was eating characters, which is the second worst thing it could do.
Okay, that's interesting. Did you file a bug with your system's firmware provider or with upstream?
You can file it against obmc-console at https://github.com/openbmc/obmc-console/issues
> Digging into the source, I found a really wonky software buffer... which kind of blew my mind - since hardware buffers and flow control exist.
Yep, it's how OpenBMC provides the console via IPMI, Redfish, SSH and on the commandline, as well as routing the console out to the connector on the rear of the chassis.
> I don't remember if that was a case where python was somehow in the pipeline, but that was unfortunately very common in OpenBMC.
Generally there hasn't been any python in the console handling pipeline. That said, python, while especially slow on a BMC, was pretty important for getting the project off the ground.
At this point OpenBMC has been python-free for several years.
> I also had a lot of trouble getting the thing to honor the most basic settings, like baud rate
There's some nuance to this, as depending on your system design the console may be coming from the host to the BMC via Aspeed's Virtual UARTs (VUARTs). The way the VUARTs work is the BMC and host are connected to either end of the two FIFOs between the UARTs' APB and LPC/eSPI interfaces. As such there's no baud rate as no data is clocked out in RS-232 fashion - the data is transferred as quickly as either side can access their register interfaces.
This has caused issues in the past with control flow that lead to data integrity issues:
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/lin...
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/lin...
> But it is harder to confidently place the blame on that one. Is it OpenBMC's fault that the software provides no clue as to where things are going wrong in the serial plumbing? Is it the AST2500's fault that designers are routing every serial line through it and making it impossible to eliminate as the cause while troubleshooting?
I agree it can be difficult to debug where things are going wrong in the console pipeline.
In concept a serial console should be simple, but when you bring in requirements like various kinds of SoL, it starts to get more complex.
What are some alternatives?
microwatt - A tiny Open POWER ISA softcore written in VHDL 2008