Suggest an alternative to

sap-1

SAP-1 implementation in Verilog

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with sap-1. Optional.

A valid email to send you a verification link when necessary or log in.