Suggest an alternative to

VHDL-Nexus

This repository provides a collection of exercises focused on hardware description and design using the VHDL language. Whether you're a beginner or an experienced FPGA engineer, you can find a challenge suited to your skill level.

A URL to the alternative repo (e.g. GitHub, GitLab)

Here you can share your experience with the project you are suggesting or its comparison with VHDL-Nexus. Optional.

A valid email to send you a verification link when necessary or log in.