Verilog implementation of a RISC-V core
Why do you think that https://github.com/stnolting/neorv32 is a good alternative to riscv
Verilog implementation of a RISC-V core
Why do you think that https://github.com/stnolting/neorv32 is a good alternative to riscv