IEEE 754 floating point library in system-verilog and vhdl
Why do you think that https://github.com/olofk/edalize is a good alternative to fpu
IEEE 754 floating point library in system-verilog and vhdl
Why do you think that https://github.com/olofk/edalize is a good alternative to fpu