A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
Here you can share your experience with the project you are suggesting or its comparison with ddr3-controller. Optional.
A valid email to send you a verification link when necessary or log in.