SystemVerilog to Verilog conversion
Why do you think that https://github.com/sifferman/verilog_template is a good alternative to sv2v
SystemVerilog to Verilog conversion
Why do you think that https://github.com/sifferman/verilog_template is a good alternative to sv2v