SystemVerilog to Verilog conversion
Why do you think that https://github.com/clovyr/aeson-yaml is a good alternative to sv2v
SystemVerilog to Verilog conversion
Why do you think that https://github.com/clovyr/aeson-yaml is a good alternative to sv2v