A web app showing a example counter systemverilog design with testbench written in signalflip-js using Verilator as a simulator
A web app showing a example counter systemverilog design with testbench written in signalflip-js using Verilator as a simulator